[1] |
FULLER S . RapidIO:the embedded system interconnect[M]. Piscataway,NJ: WileyPress, 2005
|
[2] |
LIU B , ZHANG J D , YANG Q M ,et al. Modeling and performance analysis of FC-AE-ASM which base on Petri net theory[C]// International Conference on Computational Intelligence and Software Engineering. 2011: 1-4.
|
[3] |
NGUYN V G , BRUNSTROM A , GRINNEMO K J ,et al. SDN/NFV-based mobile packet core network architectures:a survey[J]. IEEE Communications Surveys & Tutorials, 2017,19(3): 1567-1602.
|
[4] |
KREUTZ D , RAMOS F M , VERISSIMO P E ,et al. Software-defined networking:a comprehensive survey[J]. Proceedings of the IEEE, 2015,103(1): 14-76.
|
[5] |
PATI S , NARAYANAN R , MEMIK G ,et al. Design and implementation of an FPGA architecture for high-speed network feature extraction[C]// International Conference on Field-Programmable Technology. 2007: 49-56.
|
[6] |
YAZDINEJAD A , BOHLOOLI B , JAMSHIDI K . (2018).Efficient design and hardware implementation of the OpenFlow v1.3 switch on the Virtex-6 FPGA ML605[J]. The Journal of Supercomputing, 2017,74(3): 1299-1320.
|
[7] |
LIU T . Implementing Open flow switch using FPGA based platform[J].,2014. Department of Telematics, 2014.
|
[8] |
王孝龙, 刘勤让, 林森杰 . 一种支持异构协议解析的可配置解析器设计[J]. 计算机应用研究, 2018,35(6): 1830-1833.
|
|
WANG X L , LIU Q R , LIN S J . Configurable parser design for heterogeneous protocols[J]. Application Research of Computers, 2018,35(6): 1830-1833.
|
[9] |
杨惠, 冯振乾, 厉俊男 . 基于FPGA的并行多发可编程解析器[J]. 计算机工程与科学, 2019,41(1): 24-30.
|
|
YANG H , FENG Z Q , LI J N . A multi-concurrent programmable parser based on FPGA[J]. Computer Engineering & Science, 2019,41(1): 24-30.
|
[10] |
BITAR A , ABDELFATTAH M S , BETZ V . Bringing programmability to the data plane:packet processing with a NoC-enhanced FPGA[C]// In 2015 International Conference on Field Programmable Technology (FPT). 2015: 24-31.
|
[11] |
BOSSHART P , DALY D , GIBB G ,et al. P4:Programming protocol-independent packet processors[J]. SIGCOMM Computer Communication Review, 2014,44(3): 87-95
|
[12] |
SILVA J S D , BOYER F R , LANGLOIS J M ,et al. P4-compatible high-level synthesis of low latency 100 Gbit/s streaming packet parsers in FPGAs[J]. arXiv preprint arXiv:1711.06613, 2014.
|
[13] |
BENáCEK P , PU V , KUBáTOVá H . P4-to-VHDL:automatic generation of 100 Gbit/s packet parsers[C]// 2016 IEEE 24th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). 2016: 148-155.
|
[14] |
吕平, 董春雷, 刘冬培 ,等. 基于 FPGA 的软件定义流量发生器[J]. 通信学报, 2018,39(S2): 70-75.
|
|
LYU P , DONG C L , LIU D P ,et al. Implementation of software defined traffic generator based on FPGA[J]. Journal on Communications, 2018,39(S2): 70-75.
|