[1] |
KOCHER P . Timing attacks on implementations of Diffie-Hellman, RSA, DSS, and other systems[A]. Advances in Cryptology'96[C]. Berlin, Germany, 1996.104-113.
|
[2] |
MESSERGES T S , DABBISH E A , SLOAN R H . Investigations of power analysis attacks on smartcards[A]. Proc USENIX Workshop Smartcard Technology[C]. Chicago, USA, 1999.151-161.
|
[3] |
KOCHER P , JAFFE J , JUN B . Differential power analysis[A]. Ad-vances in Cryptology'99[C]. Singapore, 1999.388-397.
|
[4] |
FISCHER W , GAMMEL B M , KNIFFLER O , et al. Differential power analysis of stream ciphers[A]. CT-RSA 2007[C]. San Francisco, USA, 2007.257-270.
|
[5] |
MCEVOY R , TUNSTALL M , MURPHY C C , et al. Differential power analysis of HMAC based on SHA-2, and countermeasures[A]. LNCS 4867:WISA 2007[C]. Beijng, China, 2007.317-332.
|
[6] |
CLAVIER C , FEIX B , GAGNEROT G , et al. Improved collision-correlation power analysis on first order protected AES[A]. LNCS 6917: CHES 2011[C]. Nara, Japan, 2011.49-62.
|
[7] |
ROCHE T , LOMN_E V , KHALFALLAH K . Combined fault and side-channel attack on protected implementations of AES[A]. The 10th IFIP WG 8.8/11.2 International Conference(CARDIS 2011)[C]. Leu-ven, Belgium, 2011.65-83.
|
[8] |
TIRI K , VERBAUWHEDE I . A digital design flow for secure inte-grated circuits[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2006,25 (7):1197-1208.
|
[9] |
MARZOUQI H , SALAH K , AL-QUTAYRI M , et al. A unified coun-termeasure against side channel attacks on cryptographic RFID[A]. The 6th International Conference for Internet Technology and Secured Transactions(ICITST 2011)[C]. Abu Dhabi, 2011.13-18.
|
[10] |
BILGIN B , NIKOVA S , NIKOV V , et al. Threshold implementations of all 3×3 and 4×4 S-Boxes[A]. LNCS 7428: CHES 2012[C]. Leuven, Belgium, 2012.76-91.
|
[11] |
JAFFE J , KOCHER P , JUN B . Balanced cryptographic computational method and apparatus for leak minimization in smartcards and others Cryptosystems[EB/OL]. .
|
[12] |
FANT K M , BRANDT S A . Null convention logic: a complete and consistent logic for asynchronous digital circuits synthesis[A]. Proc of International Conference on Application Specific Systems, Architec-tures and Processors[C]. Chicago, USA, 1996.261-273.
|
[13] |
MARTIN A J . The limitations to delay-insensitivity in asynchronous cir-cuits[A]. Proceedings of the Sixth MIT Conference[C]. 1990.263-278.
|
[14] |
BOUESSE G F , SICARD G , RENAUDIN M . Path swapping method to improve DPA resistance of quasi delay insensitive asynchronous circuits[A]. LNCS 4249:CHES 2006[C]. Yokohama, Japan, 2006.384-398.
|
[15] |
SEITZ C L . System Timing, in Introduction to VLSI Systems[M]. Addison-Wesley, 1980.218-262.
|
[16] |
管旭光, 周端, 杨银堂 . 一种零协议逻辑全异步流水线电路的优化设计研究[J]. 半导体学报, 2009,30(7):75010-75016. GUAN X G , ZHOU D , YANG Y T . Optimization design of a full asynchronous pipeline circuit based on null convention logic[J]. Jour-nal of Semiconductors, 2009,30(7):75010-75016.
|
[17] |
KAPOOR H K , ASTHANA A , KRILAVICIUS T , et al. Towards a language based synthesis of NCL circuits[A]. Proceedings of the In-ternational Multi Conference of Engineers and Computer Scientists (IMECS)[C]. Hong Kong, China, 2010.1033-1038.
|
[18] |
GOWDA T , VRUDHULA S , KULKARNI N , et al. Identification of threshold functions and synthesis of threshold networks[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2011,30 (5):665-673.
|