[1] |
GALLAGER R G . Low-density parity-check codes[J]. IRE Transactions on Information Theory, 1962,8(1): 21-28.
|
[2] |
MACKAY D J C , NEAL R M . Near Shannon limit performance of low density parity check codes[J]. Electronics Letters, 1996,32(18): 1645-1646.
|
[3] |
SPIELMAN D A . Linear-time encodable and decodable error-correcting codes[J]. IEEE Transactions on Information Theory, 1996,42(11): 1723-1731.
|
[4] |
KOU Y , LIN S , FOSSORIE R . Low-density parity-check codes based on finite geometries:a rediscovery and new results[J]. IEEE Transactions on Information Theory, 2001,47(7): 2711-2736.
|
[5] |
FOSSORIER M P C . Quasi-cyclic low-density parity-check codes from circulant permutation matrices[J]. IEEE Transactions on Information Theory, 2004,50(8): 1788-1793.
|
[6] |
WANG W J , WU X G , ZHU X X . A 223Mbit/s FPGA implementation of(10240,5120) irregular structured low density parity check decoder[A]. Vehicular Technology Conference[C]. Calgary,Canada, 2008.767771.
|
[7] |
HONG Q , WANG J , LEI W . A resource-efficient decoder architecture for LDPC codes[A]. International Conference on Electrical and Control Engineering (ICECE)[C]. Dhaka,Bangladesh, 2010. 244-248.
|
[8] |
DAI Y M , YAN Z Y , CHEN N . Optimal overlapped information passing decoding of quasi-cyclic LDPC codes[J]. IEEE Transactions on Very Large Scale Integration System, 2008,16(5): 565-578.
|
[9] |
MIN H K , TAE D P , CHUL S K . An FPGA design of low power LDPC decoder for high-speed wireless LAN[A]. Communication Technology (ICCT)[C]. Nanjing,China, 2010. 1460-1463.
|
[10] |
ZHANG L M , GUI L , XU Y Y . Configurable multi-rate decoder architecture for QC-LDPC codes based broadband broadcasting system[J]. IEEE Transactions on Broadcasting, 2008,54(2): 226-235.
|
[11] |
CHEN X , KANG J , LIN S . Memory system optimization for FPGA based implementation of quasi-cyclic LDPC codes decoders[J]. IEEE Transactions on Circuits and Systems, 2011,58(1): 98-111.
|