电信科学 ›› 2023, Vol. 39 ›› Issue (6): 22-32.doi: 10.11959/j.issn.1000-0801.2023129

• 专题:多模态网络 • 上一篇    下一篇

全维可重构的多模态网络交换芯片架构设计

李彧1,2, 李召召2, 吕平3, 刘勤让3   

  1. 1 清华大学集成电路学院,北京 100084
    2 网络通信与安全紫金山实验室,江苏 南京 211111
    3 中国人民解放军战略支援部队信息工程大学信息技术研究所,河南 郑州 450002
  • 修回日期:2023-06-09 出版日期:2023-06-20 发布日期:2023-06-01
  • 作者简介:李彧(1979- ),男,清华大学集成电路学院博士生、网络通信与安全紫金山实验室高级工程师,主要研究方向为网络空间安全、软件定义互连、集成电路设计
    李召召(1989- ),男,博士,网络通信与安全紫金山实验室工程师,主要研究方向为网络空间安全、软件定义互连、集成电路设计
    吕平(1977- ),女,博士,中国人民解放军战略支援部队信息工程大学信息技术研究所副研究员,主要研究方向为体系架构设计、软件定义互连
    刘勤让(1975- ),男,博士,中国人民解放军战略支援部队信息工程大学信息技术研究所研究员、博士生导师,主要研究方向为网络空间安全、软件定义互连、集成电路设计
  • 基金资助:
    国家重点研发计划项目(2022YFB2901000)

Design on the full-dimensional reconfiguration polymorphic network switching chip architecture

Yu LI1,2, Zhaozhao LI2, Ping LYU3, Qinrang LIU3   

  1. 1 School of Integrated Circuits, Tsinghua University, Beijing 100084, China
    2 Purple Mountain Laboratories, Nanjing 211111, China
    3 Institute of Information Technology, Information Engineering University, Zhengzhou 450002, China
  • Revised:2023-06-09 Online:2023-06-20 Published:2023-06-01
  • Supported by:
    The National Key Research and Development Program of China(2022YFB2901000)

摘要:

当前,IP 网络结构僵化、可扩展性差、安全性差。为了解决这些问题,学者们提出了多模态网络的概念,并成为当前的研究热点。可编程网络交换芯片是多模态网络的实现基础。提出了一种全维可重构的多模态网络交换芯片架构,以嵌入式 FPGA 为基础实现了多模态网络的端口级、比特级细粒度可重构,以自主设计的网络处理单元为基础实现了网络交换引擎的粗粒度可重构,使网络交换芯片具备了全维可重构的能力,为多模态网络的数据层提供了实现基础。还提出了一种改进的位矢量查找算法,能够以较小的资源占用实现较快的流表查找,提升网络交换性能,展现出较高的实用性。

关键词: 交换芯片, 多模态网络, 可重构计算

Abstract:

At present, IP network has the problems of rigid structure, poor scalability and poor security.To solve these problems, the concept of polymorphic network has been proposed by researchers and gradually become a research hotspot.The programmable network switching chip is the basis of polymorphic network implementation.Therefore, a full-dimensional reconfigurable polymorphic network switching chip architecture was proposed.Based on eFPGA in the chip, the port-level and bit-level fine-grained reconfigurable polymorphic network was realized.Based on self-designed process element (PE), the coarse-grained reconfigurable network switching engine was realized.Thereby the full-dimensional reconfigurable polymorphic network switching chip was realized and laid the foundation for the data layer of polymorphic network.To improve the network switching performance, an improved bit vector algorithm was proposed, which could realize fast flow table lookup with a smaller resource consumption.The proposed algorithm has showed its practicability in the research.

Key words: switching chip, polymorphic network, reconfigurable computing

中图分类号: 

No Suggested Reading articles found!