| 1 |
Benini L , Micheli G D . Networks on chips：a new SoC paradigm. IEEE Transactions on Computers, 2002,35(1): 70-78.
|
| 2 |
Daly W J , Towles B . Route packets，not wires：on-chip interconnection networks. In：the 38rd ACM／IEEE Design Automation Conference， Las Vegas，NV，USA， June2001
|
| 3 |
高明伦, 杜高明 . NoC：下一代集成电路主流设计技术. 微电子学， 2006,36(4): 461-466.
|
| 4 |
Zhang Z , Greiner A , Taktak S . A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh network-on-chip. In：the 45rd ACM／IEEE Design Automation Conference， Anaheim，California，USA， June2008
|
| 5 |
Yong-Bin Kim . Fault tolerant source routing for network-on-chip. In：Proceedings of IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems 2007， Rome，Italy， Sept2007
|
| 6 |
张磊, 李华伟, 李晓维 . 用于片上网络的容错通信算法. 计算机辅助设计与图形学学报， 2007,19(4): 508-514
|
| 7 |
Murali S , Atienza D , Benini L , 等. A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip. In：the 43rd ACM／IEEE Design Automation Conference， July2006
|
| 8 |
Li M , Zeng Q A , Jone W B . DyXY - a proximity congestion-aware deadlock-free dynamic routing method for network on chip. In：the 43rd ACM／IEEE Design Automation Conference， July2006
|
| 9 |
Xiang D ， Zhang Y ， Pan Y . Practical deadlock-free fault-tolerant routing in meshes based on the planar network fault model. IEEE Transactions on Computers, 2009,58(5): 620-633.
|
| 10 |
Wu Ning , Ge Fen , Wang Qi . Simulation and performance analysisof network on chip architectures using OPNET. In: the 7th International Conference on ASIC, Guilin, China, October2007
|
| 11 |
Daneshtalab M , Sobhani A , Kusha A A , 等. NoC hot spot minimization using AntNet dynamic routing algorithm. n:Proceedings of 17th International Conference on Application-specific Systems, Architectures and Processors （ASAP 2006）, Colorado, USA, September2006
|
