联合重采样的并行双反馈时频域符号定时恢复算法

doi:10.11959/j.issn.1000-436x.2023046

通信学报 ›› 2023, Vol. 44 ›› Issue (4): 15-26.doi: 10.11959/j.issn.1000-436x.2023046

联合重采样的并行双反馈时频域符号定时恢复算法

张沛鑫¹, 张南¹, 王大庆², 吴桐², 李哲¹, 宫丰奎¹

¹ 西安电子科技大学空天地一体化综合业务网全国重点实验室，陕西西安 710071
² 西安空间无线电技术研究所，陕西西安 710100

修回日期:2023-01-04 出版日期:2023-04-25 发布日期:2023-04-01
作者简介:张沛鑫（1998- ），男，陕西汉中人，西安电子科技大学博士生，主要研究方向为高通量卫星通信系统、物理层可靠通信
张南（1980- ），女，湖北天门人，博士，西安电子科技大学讲师、硕士生导师，主要研究方向为复杂环境下的通信系统关键技术
王大庆（1980- ），男，山东枣庄人，西安空间无线电技术研究所研究员，主要研究方向为卫星通信
吴桐（1990- ），男，陕西渭南人，博士，西安空间无线电技术研究所高级工程师，主要研究方向为卫星通信
李哲（1996- ），男，陕西铜川人，西安电子科技大学硕士生，主要研究方向为单载波定时同步技术
宫丰奎（1979- ），男，山东潍坊人，博士，西安电子科技大学教授、博士生导师，主要研究方向为宽带卫星互联网、自动化卫星地面检测设备研制、先进数字视频传输等
基金资助:
国家自然科学基金资助项目(62001354)

Joint resampling algorithm for parallel dual feedback time-frequency domain symbol timing recovery

Peixin ZHANG¹, Nan ZHANG¹, Daqing WANG², Tong WU², Zhe LI¹, Fengkui GONG¹

¹ State Key Laboratory of Integrated Service Networks, Xidian University, Xi’an 710071, China
² CAST-Xi’an Institute of Space Radio Technology, Xi’an 710100, China

Revised:2023-01-04 Online:2023-04-25 Published:2023-04-01
Supported by:
The National Natural Science Foundation of China(62001354)

摘要/Abstract

摘要：

针对现有符号定时恢复实现算法难以兼顾大吞吐量、高收敛精度和强抗定时误差算法能力的问题，提出一种联合重采样的高速并行定时恢复算法，利用双反馈环实现定时频偏和定时相偏的纠正。在设计并行重采样时，提出并行数控振荡器的实现方式以及利用使能排序和移位寄存器的方式来实现数据重排序。在进行定时恢复环路设计时，分析并推导O＆amp;M定时误差估计算法的并行实现结构，在对定时相/频偏纠正原理分析的基础上提出环路纠正的设计方法和实现结构。FPGA实测结果表明，所提算法能够实现最高64APSK调制信号4～16倍任意倍符号率的符号定时恢复，且与理想信号的误差向量幅度（EVM）在4%以内，满足宽带卫星通信需求。

关键词: 宽带卫星通信, 符号定时恢复, 双反馈, 并行实现

Abstract:

Aiming at the problem that it is difficult for existing implementation algorithms of symbol timing recovery to give full consideration to high convergence accuracy and the robustness to resist timing deviation, a high-speed parallel symbol timing recovery algorithm with resampling was proposed.The timing frequency offset and timing phase offset were corrected by using double feedback loops.In the design of parallel resampling, the implementation of parallel numerically controlled oscillators and the use of enable signals sorting and shift registers to implement data reordering were proposed.When designing the timing recovery loop, the parallel implementation structure of the O＆amp;M timing error estimation algorithm was analyzed and deduced, and the design method and implementation structure of the loop correction were proposed based on the analysis of the timing phase/frequency offset correction principle.The FPGA test results show that the proposed algorithm can realize the symbol timing recovery of 64APSK modulated signals with arbitrary multiple symbol rate between 4 and 16 times, and the error vector magnitude (EVM) with the ideal signal is within 4%, which meets the requirements of broadband satellite communication.

Key words: broadband satellite communication, STR, dual feedback, parallel implementation

中图分类号:

TN911.7

张沛鑫, 张南, 王大庆, 吴桐, 李哲, 宫丰奎. 联合重采样的并行双反馈时频域符号定时恢复算法[J]. 通信学报, 2023, 44(4): 15-26.

Peixin ZHANG, Nan ZHANG, Daqing WANG, Tong WU, Zhe LI, Fengkui GONG. Joint resampling algorithm for parallel dual feedback time-frequency domain symbol timing recovery[J]. Journal on Communications, 2023, 44(4): 15-26.

图/表 13

图1

图2

图3

图4

图5

图6

图7

图8

图9

图10

表1

图11

图12

参考文献 19

[1]	BHAT P , NAGATA S , CAMPOY L ,et al. LTE-advanced:an operator perspective[J]. IEEE Communications Magazine, 2012,50(2): 104-114.
[2]	SHAFI M , MOLISCH A F , SMITH P J ,et al. 5G:a tutorial overview of standards,trials,challenges,deployment,and practice[J]. IEEE Journal on Selected Areas in Communications, 2017,35(6): 1201-1221.
[3]	POLESE M , JORNET J M , MELODIA T ,et al. Toward end-to-end,full-stack 6G terahertz networks[J]. IEEE Communications Magazine, 2020,58(11): 48-54.
[4]	邹明, 赵子骏, 魏凡 . 新兴低轨卫星通信星座发展前景研究[J]. 中国电子科学研究院学报, 2020,15(12): 1155-1162.
	ZOU M , ZHAO Z J , WEI F . Research on the development prospect of emerging low earth orbit satellite communication constellations[J]. Journal of China Academy of Electronics and Information Technology, 2020,15(12): 1155-1162.
[5]	GAO Z , ZHOU M , REVIRIEGO P ,et al. Efficient fault-tolerant design for parallel matched filters[J]. IEEE Transactions on Circuits and Systems II:Express Briefs, 2018,65(3): 366-370.
[6]	NIKITENKO A N , PLOTNIKOV M Y , VOLKOV A V ,et al. PGC-atan demodulation scheme with the carrier phase delay compensation for fiber-optic interferometric sensors[J]. IEEE Sensors Journal, 2018,18(5): 1985-1992.
[7]	王爱华, 车雯, 方金辉 ,等. 高速低复杂度并行盲均衡的研究与FPGA实现[J]. 北京理工大学学报, 2019,39(11): 1192-1197.
	WANG A H , CHE W , FANG J H ,et al. Research on high speed and hardware efficient parallel blind equalization and its FPGA implementation[J]. Transactions of Beijing Institute of Technology, 2019,39(11): 1192-1197.
[8]	HARB H , AL GHOUWAYEL A C , BOUTILLON E . Parallel generation of most reliable LLRs of a non-binary symbol[J]. IEEE Communications Letters, 2019,23(10): 1761-1764.
[9]	张雪, 姜泉江, 梁广 ,等. 一种面向 FPGA实现的LDPC编码可配置并行架构设计[J]. 中国科学院大学学报, 2020,37(5): 714-719.
	ZHANG X , JIANG Q J , LIANG G ,et al. Design and implementation of a generic parallel architecture for LDPC codes based on FPGA[J]. Journal of University of Chinese Academy of Sciences, 2020,37(5): 714-719.
[10]	GARDNER F M . Interpolation in digital modems.I.fundamentals[J]. IEEE Transactions on Communications, 1993,41(3): 501-507.
[11]	OERDER M , MEYR H . Digital filter and square timing recovery[J]. IEEE Transactions on Communications, 1988,36(5): 605-612.
[12]	SRINIVASAN M , CHEN C C , GREBOWSKY G ,et al. An all-digital,high data-rate parallel receiver[J]. Telecommunications and Data Acquisition Progress Report, 1997,42:131.
[13]	LIN C X , ZHANG J , SHAO B B . A high speed parallel timing recovery algorithm and its FPGA implementation[C]// Proceedings of 2011 2nd International Symposium on Intelligence Information Processing and Trusted Computing. Piscataway:IEEE Press, 2011: 63-66.
[14]	YAN J , WANG S L , CHEN D X ,et al. An improved parallel matched filter and symbol synchronzation algorithm based on frequency domain timing error estimation[C]// Proceedings of 2019 IEEE International Conference on Signal,Information and Data Processing (ICSIDP). Piscataway:IEEE Press, 2020: 1-4.
[15]	ZHAO S H , WANG Y Z , QI T Y ,et al. Parallel structure of all digital timing synchronization and realization of FPGA[C]// Proceedings of 2018 IEEE 3rd Advanced Information Technology,Electronic and Automation Control Conference (IAEAC). Piscataway:IEEE Press, 2018: 588-592.
[16]	LI Y F , LI Y , DONG T ,et al. Real-time clock recovery algorithm with high clock frequency offset tolerance[J]. Optics Communications, 2021,493:127025.
[17]	PEI C , BI S Z , QUAN Z . Data-driven bandpass filter design for estimating symbol rate of sporadic signal at low SNR[J]. IEEE Transactions on Wireless Communications, 2022,21(4): 2680-2694.
[18]	FARROW C W , . A continuously variable digital delay element[C]// Proceedings of 1988 IEEE International Symposium on Circuits and Systems. Piscataway:IEEE Press, 2002: 2641-2645.
[19]	LAAKSO T I , VALIMAKI V , KARJALAINEN M ,et al. Splitting the unit delay[FIR/all pass filters design][J]. IEEE Signal Processing Magazine, 1996,13(1): 30-60.

资源类型	时域重采样器并行数据整形	频域匹配滤波定时相偏纠正	其他	总计（芯片资源占比）
LUT	18 109	26 343	3 967	48 419(11.18%)
Slice	6 902	10 075	194	17 171(15.86%)
BRAM	0	11	0.5	11.5(1.26%)
DSP	128	543	483	719(19.97%)

联合重采样的并行双反馈时频域符号定时恢复算法

Joint resampling algorithm for parallel dual feedback time-frequency domain symbol timing recovery

在线阅读

PDF下载

可视化

摘要/Abstract

引用本文

使用本文

图/表 13

参考文献 19

相关文章 2

Metrics

推荐阅读 0

[1]	甘仲民,张更新. 卫星通信技术的新发展[J]. 通信学报, 2006, 27(8): 2-9.
[2]	林建优,郭庆,刘功亮. 基于宽带多媒体卫星网络的MAC协议[J]. 通信学报, 2006, 27(8): 134-138.