[1] |
KOCHER P . Timing attacks on implementations of diffie-hellman, RSA, DES, and other systems[A]. Proceedings of Advances in Cryptology-CRYPTO’96[C]. 1996.104-113.
|
[2] |
DHEM J F , KOEUME F , LEROUX P A , et al. A practical implementation of the timing attack[A]. Proceedings of CARDIS 1998[C]. 1998.14-16.
|
[3] |
MESSERGES T S , DABBISH E A , SLOAN R H . Investigations of power analysis attacks on smartcards[A]. Proc USENIX W Smartcard Technology[C]. Chicago, Illinois ,USA, 1999.151-161.
|
[4] |
KOCHER P , JAFFE J , JUN B . Differential power analysis[A]. Proceedings of Advances in Cryptology-CRYPTO’99[C]. 1999.388-397.
|
[5] |
ITOH K , IZU T , TAKENAKA M . Address-bit differential power analysis of cryptographic schemes OK-ECDH and OK-ECDSA[A]. CHES 2002[C]. 2003.129-143.
|
[6] |
ITOH K , IZU T , TAKENAKA M . A practical countermeasure against address-bit differential power analysis C D[A]. CHES 2003[C]. 2003.382-396.
|
[7] |
CORSONELLO P . An integrated countermeasure against differential power analysis for secure smart-cards[A]. ISCAS[C]. 2006.5611-5614.
|
[8] |
RATANPAL G B , WILLIAMS R D , BLALOCK T N . An on-chip signal suppression countermeasure to power analysis attacks[J]. IEEE Transactions on Dependable and Secure Computing, 2004,1(3):179-189.
|
[9] |
MESSERGES T S . Securing the AES finalists against power analysis attacks[A]. Proceedings of Fast Software Encryption Workshop 2000[C]. 2000.150-164.
|
[10] |
GEBOTYS C H . A table masking countermeasure for low-energy secure embedded systems[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2006,14(7):740-753.
|
[11] |
陈运, 吴震, 陈俊 等. 防范边信道攻击的等功耗编码实现算法[J]. 电子科技大学学报, 2008,37(2): 168-171. CHEN Y , WU Z , CHEN J , et al. Implementation of equivalent power consumption coding secure against side channel attack[J]. Journal of University of Electronic Science and Technology of China, 2008,37(2): 168-171.
|
[12] |
陈运 . 信息加密原理[M]. 成都: 电子科技大学出版社, 1996. CHEN Y . The Principle of Information Encryption[M]. Beijing: University of Electronic Science and Technology of China Press, 1996.
|
[13] |
吴震, 陈运, 陈俊 等. 真实硬件环境下幂剩余功耗轨迹指数信息提取[J]. 通信学报, 2010,31(2): 17-21. WU Z , CHEN Y , CHEN J , et al. Exponential information’s extraction from power traces of modulo exponentiation implemented on FPGA[J]. Journal on Communications, 2010,31(2): 17-21.
|