可重构路由器报文转发引擎设计与实现

doi:1000-436X(2012)08-0042-10

摘要/Abstract

摘要：

网络处理功能的时空演化特性要求可重构路由器报文转发引擎除具有基本报文分组交换能力外，还应具有可重构能力。针对上述需求，构建了面向可重构路由器的报文转发引擎构件重构模型，并基于Pass-Through模式设计实现了可重构FPGA器件与网络处理器相结合的程序/电路构件运行环境。系统实现与应用测试结果表明，可重构路由器报文转发引擎在保证高吞吐率、低延迟的报文转发处理性能的同时，可有效支撑多样化业务构件灵活重构与映射。

关键词: 路由器, 转发引擎, 可重构, 构件

Abstract:

The packet forwarding engine should provide not only the basic packet switching function,but also the reconfigurable ability for supporting the network processing functions evolving with time and space.Aiming at the above requirements,a component reconfiguration model of packet forwarding engine for the reconfigurable routers was proposed,and the program/circuit component running environment consisting of FPGA and network processers was designed and implemented based on the Pass-Through mode.The system implementation and application experimental results show that the packet forwarding engine for reconfigurable routers can support flexibly reconfiguration and mapping for the diverse service components,and it can provide high throughput and low-latency packet forwarding ability.

Key words: router, forwarding engine, reconfiguration, component

陈一骄,卢泽新,孙志刚,李韬,吕高锋. 可重构路由器报文转发引擎设计与实现[J]. 通信学报, 2012, 33(8): 42-51.

Yi-jiao CHEN,Ze-xin LU,Zhi-gang SUN,Tao LI,Gao-feng LV. Design and implementation of packet forwarding engine for reconfigurable routers[J]. Journal on Communications, 2012, 33(8): 42-51.

图/表 9

图1

图2

图3

图4

图5

图6

表1

表2

图7

参考文献 19

[1]	李玉峰，邱菡，兰巨龙．可重构路由器研究的现状与展望[J]．中国工程科学， 2008,10(7):82-89. LI Y F , QIU H , LAN J L . Status quo and outlook of reconfigurable research[J]. Engneering Science, 2008,10(7):82-89.
[2]	HU C C , WU C , X W , et al. On the design of green reconfigurable router toward energy efficient internet[J]. IEEE Communications Magazine, 2011,49(6): 83-87.
[3]	龚正虎，傅彬，卢泽新．软件集群路由器体系结构研究[J]．国防科学技术大学学报， 2006,28(3):40-43. GONG Z H , FU B , LU Z X . Research on the architecture of software based cluster routers[J]. Journal of National University of Dependence Technology, 2006,28(3):40-43.
[4]	LEE D C , MIDKIFF S F . Reconfigurable routers:a new paradigm for switching device architecture[EB/OL]. , 1998.
[5]	KOHLER E , MORRIS R , CHEN B , et al. The click modular router[A]. Proceedings of the ACM Symposium on Operating Systems Principles(SOSP)[C]. 1999. 217-231.
[6]	DAN D , ZUBIN D , GURU P , et al. Router plugins:a software architecture for next generation routers[A]. Proc of ACM SIGCOMM[C]. 1998. 229-240.
[7]	HAN S , JANG K , PARK K , et al. Packet shader:a GPU-accelerated software router[A]. ACM SIGCOMM[C]. New Delhi,India, 2010. 195-206.
[8]	LEE D , HARPER S , ATHANAS P , et al. A stream-based reconfigurable router prototype[A]. IEEE International Conference on Communications[C]. Vancouver,BC, 1999. 581-585.
[9]	LOCKWOOD J , NAUFEL N , TURNER J , et al. Reprogrammable network packet processing on the field programmable port extender(FPX)[A]. ACM International Symposium on Field Programmable Gate Arrays(FPGA)[C]. Monterey,CA,USA, 2001. 87-93.
[10]	NAOUS J , GIBB G , BOLOUKI S , et al. NetFPGA:reusable router architecture for experimental research[A]. Proceedings of the ACM Workshop on Programmable Routers for Extensible Services of Tomorrow(PRESTO'08)[C]. New York,NY,USA, 2008. 1-7.
[11]	ANWER B , TARIQ M , MOTIWALA M , et al. Switch blade:a platform for rapid deployment of network protocols on programmable hardware[A]. Proceedings of the ACM SIGCOMM 2010[C]. New Delhi,India, 2010. 183-194.
[12]	KURT K , SHARAD M , RICHARD A . From ASIC to ASIP:the next design discontinuity[A]. International Conference on Computer Design[C]. 2002. 84-90.
[13]	LIU D , HUA B , HU X , et al. High-performance packet classification algorithm for many-core and multithreaded network processor[A]. Proc of the 6th IEEE International Conference on CASES[C]. 2006.
[14]	FRANKE H , XENIDIS J , BASSO C , et al. Introduction to the wire-speed processor and architecture[J]. IBM Journal of Research and Development, 2010,54(1): 27-37.
[15]	SEDA O , MEMIK G , WILLIAM H , et al. Design and analysis of a layer seven network processor accelerator using reconfigurable logic[A]. IEEE Symposium on Field-programmable Custom Computing Machines[C]. Napa Valley,CA, 2002.
[16]	ALBRECHT C , FOAG J , KOCH R , et al. DynaCORE–a dynamically reconfigurable coprocessor architecture for network processors[A]. Proc of the Euromicro Conference on Parallel,Distributed and Network-centric Processing[C]. 2006.
[17]	BHUGRA H , CHAPMAN D . Look-Aside(LA-1)Interface Implementation Agreement[S]. 2004.
[18]	NetLogic Corp. XLR 732 datsheet[EB/OL]. .
[19]	陈一骄，卢泽新，孙志刚．基于FPGA的可重构硬件实现技术研究[J]. 信息工程大学学报， 2009,10(1):94-97. CHEN Y J , LU Z X , SUN Z G . Implementation research of reconfigurable hardware based-on FPGA[J]. Journal of Information Engineering University, 2009,10(1):94-97.

设定流量/(Mbit·s^?1)	实际流量/(Mbit·s^?1)	误差/%
2	2.06	3
4	4.11	2.75
8	8.18	2.25
16	16.41	2.56
32	32.81	2.53
64	65.63	2.55
128	131.3	2.58
256	262.53	2.55
512	525.1	2.56
1 024	1 050.19	2.56
2 048	2 100.41	2.56
4 096	4 200.83	2.56
8 192	8 401.75	2.56

UM功能	资源名称	使用数量	占用比例
ICF	查找表LUT	3 110/99 280	3%
	寄存器	639/99 280	＜1%
	存储器位	832/6 727 680	＜1%
TS over UDP业务识别构件	查找表LUT	68/99 280	＜1%
	寄存器	22/99 280	＜1%
	存储器位	0/6 727 680	0%
RTP over UDP业务识别构件	查找表LUT	30/99 280	＜1%
	寄存器	8/99 280	＜1%
	存储器位	0/6 727 680	0%
业务高优先级识别构件	查找表LUT	13/99 280	＜1%
	寄存器	3/99 280	＜1%
	存储器位	0/6 727 680	0%