| [1] |
RAMASWAMY R , WOLF T . Packet bench: a tool for workload characterization of network processing[A]. Proc of IEEE 6th Annual Workshop on Workload Characterization (WWC-6)[C]. Austin, TX, 2003. 42-50.
|
| [2] |
WOLF T , FRANKLIN M . Commbench-a telecommunications bench-mark for network processors[A]. Proceedings of the IEEE Interna-tional Symposium on Performance Analysis of Systems and Soft-ware[C]. Austin, TX, 2000. 154-162.
|
| [1] |
谭章熹, 林闯, 任丰源 等. 网络处理器的分析与研究[J]. 软件学报 2004/14(02):253-267. TAN Z X , LIN C , REN F Y et al. Analysis and research on network processor[J]. Journal of Software 2003,14(02):253-267.
|
| [4] |
IBM network processor NP4GS3 overview[EB/OL].
|
| [5] |
陈金兰, 曹庆华, 姚淑珍 . 网络处理器体系结构分析[J]. 计算机工程与设计 2004,25(11):1982-1984. CHEN J L , CAO Q H , YAO S Z . Analysis on architecture of network processor[J]. Computer Engineering and Design, 2004,25(11):1982-1984.
|
| [6] |
EZchip Corporation, EZchip Technologies , Network Processor De-signs for Next-Generation Networking Equipment[R]. White paper, 1999.
|
| [7] |
Intel Corp, Intel IXP 2800 Network Processor Family[R]. Hardware Reference Manual, 2004.
|
| [8] |
WEMG N , WOLF T . Pipelining vs.multiprocessors - choosing the right network processor system topology[A]. Proceedings of Advanced Networking and Communications Hardware Workshop (ANCHOR 2004)[C]. Munich, Germany, 2004.
|
| [9] |
CROWLEY P , FIUCZYNSKI M E , BAER J L . On the Performance of Multithreaded Architectures for Network Processors,Technical Report 2000-10-0[R]. University of Washington.
|
| [10] |
SEAMANS E , ROSENBLUM M . Parallel dompositions of a pket-pocessing wrkload[A]. Proc of Advanced Networking and Com-munications Hardware Workshop (ANCHOR) Held in Conjunction with the 31st Annual International Symposium on Computer Architec-ture (ISCA 2004) [C]. Munich, Germany, 2004. 40-48.
|
| [11] |
TULLSEN D M , EGGERS S , LEVY H M . Simultaneous multithread-ing: maximizing on-chip parallelism[A]. Proceedings of the22th An-nual International Symposium on Computer Architecture[C]. 1995.
|
| [12] |
FRANKLIN M , WOLF T . A network processor performance and design model with benchmark parameterization[A]. First Workshop on Network Processors at the 8th International Symposium on High Performance Computer Architecture (HPCA8)[C]. Cambridge MA, USA, 2002.
|
| [13] |
MELIN S , NEMIROVSKY M . A massively multithreaded packet processor[A]. The 2nd Workshop on Network Processors(NP-2) Ana-heim[C]. California, 2003.
|
| [14] |
TULLSEN D , EGGERS S , LEVY H . Simultaneous multithreading:maximizing on-chip parallelism[A]. Proceedings of the 22nd Annual International Symposium on Computer Architecture[C]. Santa Mar-gherita Ligure, Italy, 1995. 392-403.
|
| [15] |
LIU H . A trace driven study of packet level parallelism[A]. Proceed-ings of the International Conference on Communications (ICC)[C]. New York, NY:IEEE Computer Society Press, 2002 2191-2195.
|
