| [1] |
TOMOVICH C . MOSIS-a gateway to silicon[J]. IEEE Circuits and Devices Magazine, 1988,4(2): 22-23.
|
| [2] |
SENTOVICH E M , SINGH K J , LAVAGNO L ,et al. SIS:a system for sequential circuit synthesis[R]. Berkeley:University of California, 1992.
|
| [3] |
CONG J , PECK J , DING Y . RASP:a general logic synthesis system for SRAMbased FPGAs[C]// The 4th International ACM Symposium on Field-Programmable Gate Arrays,February 11-13,1996,Napa Valley,USA. Piscataway:IEEE Press, 1996: 137-143.
|
| [4] |
HACHTEL G , LIGHTNER M , BARTLETT K ,et al. BOLD:the boulder optimal logic design system[C]// The 22nd Annual Hawaii International Conference on System Sciences,January 3-6,1989,Kailua-Kona,USA. Piscataway:IEEE Press, 1989: 59-73.
|
| [5] |
TANDON J . The openrisc processor:open hardware and Linux[J]. Linux Journal, 2011(212).
|
| [6] |
GAISLER J . The LEON processor user’s manual[Z]. Gaisler Research, 2001.
|
| [7] |
PARULKAR I , WOOD A , HOE J C ,et al. OpenSPARC:an open platform for hardware reliability experimentation[C]// The 4th Workshop on Silicon Errors in Logic-System Effects (SELSE),March 26-27,2008,Austin,USA.[S.l.:s.n]. 2008: 1-6.
|
| [8] |
NEHRA V , TYAGI A . Free open source software in electronics engineering education:a survey[J]. International Journal of Modern Education and Computer Science, 2014,6(5): 15-25.
|
| [9] |
ASANOVI? K PATTERSON D A . Instruction sets should be free:the case for risc-v[R]. Berkeley:University of California, 2014.
|
| [10] |
WATERMAN A , PATTERSON D . Design of the RISC-V instruction set architecture[R]. Berkeley:University of California, 2016.
|
| [11] |
WATERMAN A , ASANOVI? K . The RISC-V instruction set manual,volume I:user-level ISA[Z]. 2017.
|
| [12] |
ASANOVIC K , AVIZIENIS R , BACHRACH J ,et al. The rocket chip generator[R]. Berkeley:University of California, 2016.
|
| [13] |
ROSSI D , CONTI F , MARONGIU A ,et al. PULP:a parallel ultra low power platform for next generation IoT applications[C]// 2015 IEEE Hot Chips 27 Symposium (HCS),August 22-25,2015,Cupertino,USA. Piscataway:IEEE Press, 2015: 1-39.
|
| [14] |
SiFive,Inc. SiFive tilelink specification[Z]. 2018.
|
| [15] |
BACHRACH J , VO H , RICHARDS B ,et al. Chisel:constructing hardware in a scale embedded language[C]// DAC Design Automation Conference 2012,June 3-7,2012,San Francisco,USA. Piscataway:IEEE Press, 2012: 1212-1221.
|
| [16] |
LI P S , IZRAELEVITZ A M , BACHRACH J . Specification for the FIRRTL language[R]. Berkeley:University of California, 2016.
|
| [17] |
NIKHIL R , . Bluespec system verilog:efficient,correct RTL from high level specifications[C]// The 2nd ACM and IEEE International Conference on Formal Methods and Models for Co-Design,June 23-25,2004,San Diego,USA. Piscataway:IEEE Press, 2004: 69-70.
|
| [18] |
DAVE N , PELLAUER A M . Scheduling as rule composition[C]// The 5th IEEE/ACM International Conference on Formal Methods and Models for Codesign,May 30-June 2,2007,Nice,France. Piscataway:IEEE Press, 2007: 51-60.
|
| [19] |
DECALUWE J . MyHDL:a Python-based hardware description language[J]. Linux Journal, 2004(127): 84-87.
|
| [20] |
CLOW J , TZIMPRAGOS G , DANGWAL D ,et al. A pythonic approach for rapid hardware prototyping and instrumentation[C]// The 27th International Conference on Field Programmable Logic and Applications,September 4-8,2017,Ghent,Belgium. Piscataway:IEEE Press, 2017: 1-7.
|
| [21] |
COOK H , TERPSTRA W , LEE Y . Diplomatic design patterns:a TileLink case study[C]// The 1st Workshop on Computer Architecture Research with RISC-V,October 14,2017,Boston,USA.[S.l.:s.n]. 2017.
|
| [22] |
ZHANG S , WRIGHT A , BOURGEAT T ,et al. Composable building blocks to open up processor design[C]// The 51st Annual IEEE/ACM International Symposium on Microarchitecture(MICRO),October 20,2018,Fukuoka,Japan. Piscataway:IEEE Press, 2018: 68-81.
|
| [23] |
KARANDIKAR S , MAO H , KIM D ,et al. Firesim:FPGA-accelerated cycle-exact scale-out system simulation in the pu blic cloud[C]// The 45th Annual International Symposium on Computer Architecture,June 1-6,2018,Los Angeles,USA. Piscataway:IEEE Press, 2018: 29-42.
|
| [24] |
SCHKUFZA E , WEI M , ROSSBACH C J . Just-in-time compilation for verilog:a n ew technique for improving the FPGA programming experience[C]// The 24th International Confere nce on Architectural Support for Programming Languages and Operating Systems,April 13-17,2019,Providence,USA. New York:ACM Press, 2019: 271-286.
|
