1 |
Benini L , Micheli G D . Networks on chips:a new SoC paradigm. IEEE Transactions on Computers, 2002,35(1): 70~78
|
2 |
Fu Binzhang , Han Yinhe , Li Huawei , et al. T2 -TAM:reusing infrastructure resource to provide parallel testing for NoC-based chip.In: ASIC,Changsha,China, 2009
|
3 |
Jason D L , Rabi N M , Praveen S B . A distributed concurrent on-line test scheduling protocol for many-core NoC-based systems.In: Computer Design, Lake Tahoe,CA, 2009
|
4 |
John M N , Rabi N M . Time-division-multiplexed test delivery for NoC systems. IEEE Design & Test of Computers, 2008,25(1): 44~51
|
5 |
Alexandre A M , Eduardo B , érika Cota , et al. A scalable test strategy for network-on-chip routers.In: International Test Conference, Austin, 2005
|
6 |
Mahshid S , Elnaz K , Armin A , et al. An NoC test strategy based on flooding with power,test time and coverage considerations.In: International Conference on VLSI Design, Hyderabad, 2008
|
7 |
Jaan R , Vineeth G , Raimund U . Design-for-testability-based external test and diagnosis of mesh-like network-on-a-chips. Design-for-testability-based external test and diagnosis of mesh-like network-on-a-chips, 2009,3(5): 476~486
|
8 |
Zheng Yan , Wang Hong , Yang Shiyuan , et al. Accelerating strategy for functional test of NoC communication fabric.In: Asian Test Symposium, Shanghai,China, 2010
|
9 |
Cristian G , Partha P , André I , et al. BIST for network-on-chip interconnect infrastructures. IEEE VLSI Test Symposium, Berkeley,CA, 2006
|
10 |
érika Cota , Fernanda L K , Maico Cassel , et al. Redefining and testing interconnect faults in mesh NoCs.In: International Test Conference, Santa Clara,CA, 2007
|
11 |
Liu H N , Huang Y J , Li J F . Memory built-in self test in multicore chips with mesh-based networks. IEEE Computer Society, 2009,29(5): 46~55
|
12 |
朱晓静, 胡伟武, 马可 等. Xmesh:一个mesh-like 片上网络拓扑结构. 软件学报, 2007,18(9): 2194~2204.
|